"Applicant : Gregory A. Overkamp et al. Attorney's Docket No.: Intel 10559-Serial No.: 09/675,815 274001 / P9281 - ADI APD1797-1-US

Filed : September 28, 2000

.Page : 7 of 9

REMARKS

Reconsideration and allowance of the above-referenced application are respectfully requested.

Upon entry of this amendment, claims 1-15 and 17-22 will remain in the application.

Drawings

Specification

Claim Rejections - 35 USC § 112

The drawings and specification were objected to and the claims rejected based on the alleged addition of new matter. The claims have been amended to obviate these objections and rejections, specifically, the claims have been amended to clarify that different instructions are being received from different instruction sources and not that the same instruction is being received from different instruction sources.

Claim Rejections - 35 USC § 102

Claims 1-15 and 17-22 were rejected under 35 U.S.C. 102(a) as allegedly being anticipated by Tran (U.S. Patent No. 5,987,235).

Independent claims 1, 9, 14, and 19 have been amended to recite that the register receives "two or more instructions ... from different ones of a plurality of instruction sources". The Action contends that the instruction storage 302 in the instruction cache 204 receives instructions from different instruction sources, namely, the main memory subsystem and the instruction cache 204. However, the instruction storage 302 is the part of the instruction cache 204 that stores instruction data received from the predecode unit 203 (see col. 8, lines 50-

Applicant : Gregory A. Overkamp et al. Attorney's Docket No.: Intel 10559-Serial No.: 09/675,815 274001 / P9281 - ADI APD1797-1-US

Filed : September 28, 2000

•Page : 8 of 9

55). Accordingly, the instructions are not being received from the instruction cache 204, since that would be circular - i.e., the instruction storage 302 would be receiving instructions from itself, which is not the case. Furthermore, the predecode unit 203 is not an "instruction source" since it is merely decoding instructions from the main memory subsystem. Since Tran does not describe a register that receives two or more instructions from different ones of a plurality of instruction sources, Applicant submits that independent claims 1, 9, 14, and 19 and their dependencies are allowable.

Conclusion

It is believed that all of the pending claims have been addressed in this paper. However, failure to address a specific rejection, issue, or comment, does not signify agreement with or concession of that rejection, issue or comment. In addition, because the arguments made above are not intended to be exhaustive, there may be reasons for patentability of any or all pending claims (or other claims) that have not been expressed. Finally, nothing in this paper should be construed as an intent to concede any issue with regard to any claim, except as specifically stated in this paper, and the amendment of any claim does not necessarily signify concession of unpatentability of the claim prior to its amendment.

Claims 1-15 and 17-22 are in condition for allowance, and a notice to that effect is respectfully solicited. If the Examiner has any questions regarding this response, the Examiner is invited to telephone the undersigned at (858) 678-4331.

Enclosed is a \$900 check for the filing fee and for the 1 month Petition for Extension of Time fee. Please apply any other charges or credits to deposit account 06-1050.

Applicant: Gregory A. Overkamp et al. Attorney's Docket No.: Intel 10559-

Serial No.: 09/675,815

Filed : September 28, 2000

.Page : 9 of 9

Respectfully submitted,

Date: November 29, 2004

Reg. No. 32,030

Attorney for Intel Corporation

274001 / P9281 - ADI APD1797-1-US

Fish & Richardson P.C. PTO Customer No. 20985 12390 El Camino Real San Diego, California 92130 Telephone: (858) 678-5070 Facsimile: (858) 678-5099

10459922.doc

/BY KENYON JENCKES REG. NO. 41,873